

---

# User's Guide

Publication Number E2473-97002

June 2000

For Safety Information, Warranties, and Regulatory Information, see the pages at the end of this manual.

© Copyright Agilent Technologies 1996-2000

All Rights Reserved.

---

## Agilent Technologies E2473A Analysis Probe for I960H-series

---

# The Agilent Technologies E2473A Analysis Probe — At a Glance

The Agilent Technologies E2473A Analysis Probe provides a complete interface for state or timing analysis between an I960H-series microprocessor and Agilent Technologies logic analyzers. The supported logic analyzers are listed in chapter 1.


---

## Supported Microprocessors

---


Microprocessor	Package	Voltage
80960HA	168-pin PGA	3.3 V or 5 V
80960HD	168-pin PGA	3.3 V or 5 V
80960HT	168-pin PGA	3.3 V or 5 V

The analysis probe provides the physical connection between the target microprocessor and the logic analyzer. The configuration software on the enclosed disks set up the logic analyzer for compatibility with the analysis probe. The inverse assemblers on the disks let you obtain displays of the i960 data bus in i960 assembly language mnemonics.



If you are using the analysis probe with the Agilent Technologies 16600 or 16700 series logic analysis systems, you only need this manual as a reference. The 16600 and 16700 series contain a Setup Assistant, which guides you through the connection and configuration process using on-screen dialog windows. For an overview of of Setup Assistant, refer to Chapter 1, "Setup Assistant."

For more information on the logic analyzers or microprocessor, refer to the appropriate reference manuals for those products.




**Analyzing a Target System with the Agilent Technologies E2473A Analysis Probe**

---

# In This Book

This book is the User's Guide for the Agilent Technologies E2473A Analysis Probe. It assumes that you have a working knowledge of the logic analyzer used and the microprocessor being analyzed.

This user's guide is organized into the following chapters:



Chapter 1 contains overview information, including a list of required equipment.

Chapter 2 explains how to connect the logic analyzer to your target system through the analysis probe, and how to configure the analysis probe and logic analyzer to interpret target system activity. The last section in this chapter shows you how to hook up optional equipment to obtain additional functionality.

### **Agilent Technologies 16600 and 16700 Series Logic Analysis Systems**

If you are using the analysis probe with Agilent Technologies 16600 or 16700 series logic analysis systems, you only need this manual as a reference for obtaining and interpreting data. The Agilent Technologies 16600 and 16700 contain a Setup Assistant, which guides you through the connection and configuration process using on-screen dialog windows. For an overview of Setup Assistant, refer to chapter 1, "Setup Assistant."

Chapter 3 provides information on analyzing the supported microprocessors.

Chapter 4 contains reference information on the analysis probe.

Chapter 5 contains troubleshooting information.

---

# Contents

The Agilent Technologies E2473A Analysis Probe — At a Glance -ii

## **1 Overview**

Setup Assistant 1-3

Logic Analyzers Supported 1-4

Logic analyzer software version requirements 1-5

Equipment Used with the Analysis Probe 1-6

Equipment supplied 1-6

Minimum equipment required 1-8

Additional equipment supported 1-8

## **2 Connecting and Configuring Your System**

Power-on/Power-off Sequence 2-4

To power on 16600 and 16700 series logic analysis systems 2-4

To power on all other logic analyzers 2-4

To power off 2-4

Connecting the Analysis Probe to the Target System 2-6

To connect to a PGA target system 2-7

Connecting the Analysis Probe to the Logic Analyzer 2-9

Analysis probe pod locations 2-10

To connect to the 16600A logic analysis system 2-11

To connect to the 16601A logic analysis system 2-12

To connect to the 16602A logic analysis system 2-13

To connect to the 16550A logic analyzer 2-14

To connect to the 16554/55/56 logic analyzers 2-15

To connect to the 1660A/AS/C/CS/CP logic analyzers 2-16

To connect to the 1661A/AS/C/CS/CP logic analyzers 2-17

To connect to the 1670A/D logic analyzer 2-18

## Contents

To connect to the 1671A/D logic analyzer 2-19

Configuring 2-20

Configuring the Analysis Probe 2-21

To set the State/Timing switch 2-23

To set the Frequency Range switch 2-23

To configure memory region READY enable switches 2-24

Configuring the Logic Analysis System 2-25

To load configuration and inverse assembler files — 16600/700 logic analysis systems 2-26

To load configuration and inverse assembler files — other logic analyzers 2-27

Connecting Optional Equipment 2-29

### **3 Analyzing the Target System**

Modes of Operation 3-3

State-per-transfer mode 3-3

State-per-clock mode 3-3

Timing mode 3-5

Logic Analyzer Configuration 3-6

Trigger specification 3-6

Unwanted triggers 3-6

Format specification 3-6

Status Encoding 3-8

Logic Analyzer Symbols 3-10

Timing format specification 3-11

To display captured timing data 3-11

- Using the Inverse Assemblers 3-12
  - To display captured state data 3-13
  - To use the Invasm key 3-14
  - Inverse assembler output format 3-15
  - Endian Mode 3-15
  - Numeric Format 3-15
  - Missing Opcodes 3-15
  - Don't Care Bytes 3-15
  - Unexecuted Prefetched Instructions 3-15
  - Inverse assembler error messages 3-16
  - The enhanced inverse assemblers 3-17
  - Load 3-17
  - Filter 3-17
  - Align 3-18
  - Options 3-18

#### **4 Reference**

- Operating characteristics 4-3
- Theory of operation and clocking 4-5
- Wait-state counter 4-5
- Address Pipelining 4-5
- Signal Latching 4-5
- Address 0 and 1 4-5

Clocking 4-7  
Signal-to-connector mapping 4-8  
Circuit board dimensions 4-17  
Replaceable parts 4-18

### **5 If You Have a Problem**

Analyzer Problems 5-3  
Intermittent data errors 5-3  
Unwanted triggers 5-3  
No activity on activity indicators 5-4  
No trace list display 5-4  
Analyzer won't power up 5-4

Analysis Probe Problems 5-5  
Target system will not boot up 5-5  
Erratic trace measurements 5-6  
Capacitive loading 5-6

Inverse Assembler Problems 5-7  
No inverse assembly or incorrect inverse assembly 5-7  
Inverse assembler will not load or run 5-8

Intermodule Measurement Problems 5-9  
An event wasn't captured by one of the modules 5-9

Analyzer Messages 5-10  
“. . . Enhanced Inverse Assembler Not Found” 5-10  
“. . . Inverse Assembler Not Found” 5-10  
“. . . Does Not Appear to be an Inverse Assembler File” 5-10  
“Measurement Initialization Error” 5-11  
“No Configuration File Loaded” 5-14  
“Selected File is Incompatible” 5-14  
“Slow or Missing Clock” 5-14



“Time from Arm Greater Than 41.93 ms” 5-15

“Waiting for Trigger” 5-15

Cleaning the Instrument 5-16

**Glossary**



---


## Overview

---

# Overview


This chapter describes:

- Setup Assistant
- Logic analyzers supported
- Logic analyzer software version requirements
- Equipment used with the analysis probe
- Equipment supplied
- Minimum equipment required
- Additional equipment supported



---

## Setup Assistant



Setup Assistant is an online tool for connecting and configuring your logic analysis system for microprocessor and bus analysis. Setup Assistant is available on the Agilent Technologies 16600 and 16700 series logic analysis systems. You can use Setup Assistant in place of the connection and configuration procedures provided in chapter 2.

This menu-driven tool will guide you through the connection procedures for connecting the logic analyzer to an analysis probe, an emulation module, or other supported equipment. It will also guide you through connecting an analysis probe to the target system.

Access Setup Assistant by clicking its icon in the Logic Analysis System window. The on-screen dialog prompts you to choose the type of measurements you want to make, the type of target system, and the associated products that you want to set up.

If you ordered this product with your Agilent Technologies 16600/700 logic analysis system, the logic analysis system has the latest software installed, including support for this product. If you received this product after you received your logic analysis system, this product might not be listed under supported products. In that case, you need to install the i960Hx Processor Support Package. Use the procedure on the CD-ROM jacket to install the i960Hx Processor Support Package.

---

## Logic Analyzers Supported

The table below lists the logic analyzers supported by the Agilent Technologies E2473A analysis probe. Logic analyzer software version requirements are shown on the following page.

The Agilent Technologies E2473A requires six logic analyzer pods (102 channels) for inverse assembly. The analysis probe contains one additional pod that you can monitor.

---

### Logic Analyzers Supported

---

Logic Analyzer	Channel Count	State Speed	Timing Speed	Memory Depth
16600A	204	100 MHz	125 MHz	64 k states
16601A	136	100 MHz	125 MHz	64 k states
16602A	102	100 MHz	125 MHz	64 k states
16550A (one or two cards)	102/card	100 MHz	250 MHz	4 k states
16554A (two cards)	68/card	70 MHz	125 MHz	512 k states
16555A (two cards)	68/card	110 MHz	250 MHz	1 M states
16555D (two cards)	68/card	110 MHz	250 MHz	2 M states
16556A (two cards)	68/card	100 MHz	200 MHz	1 M states
16556D (two cards)	68/card	100 MHz	200 MHz	2 M states
1660A/AS/C/CS/CP	136	100 MHz	250 MHz	4 k states
1661A/AS/C/CS/CP	102	100 MHz	250 MHz	4 k states
1670A	136	70 MHz	125 MHz	64 k or .5 M states
1670D	136	100 MHz	125 MHz	64 k or 1 M states
1671A	102	70 MHz	125 MHz	64 k or .5 M
1671D	102	100 MHz	125 MHz	64 k or 1 M

---

## Logic analyzer software version requirements

The logic analyzers must have software with a version number greater than or equal to those listed below to make a measurement with the Agilent Technologies E2473A. You can obtain the latest software at the following web site:

**[www.agilent.com/find/logicanalyzer](http://www.agilent.com/find/logicanalyzer)**

If your software version is older than those listed, load new system software with the higher version numbers before loading the Agilent Technologies E2473A software.

---

### Logic Analyzer Software Version Requirements

---

<b>Agilent Technologies Logic Analyzer</b>	<b>Minimum Logic Analyzer Software Version for use with Agilent Technologies E2473A</b>
16600 Series	The latest Agilent Technologies 16600 logic analyzer software version is on the CD ROM shipped with this product.
1660A/AS Series	A.03.01
1660C/CS/CP Series	A.02.01
1670A/D Series	A.02.01
<b>Agilent Technologies Mainframes*</b>	
16700 Series	The latest Agilent Technologies 16700 logic analyzer software version is on the CD ROM shipped with this product.
16500C Mainframe**	A.01.05
16500B Mainframe**	A.03.14

\* The mainframes are used with the Agilent Technologies 16550 and 16554/55/56 logic analyzers.

\*\* The Agilent Technologies 16505A provides a windowed user interface for the 16500B/C Logic Analysis System. Refer to the *Agilent Technologies 16505A Prototype Analyzer Installation Guide* for information on connecting the 16505A to the 16500B/C Logic Analysis System. The 16505A requires software version A.01.30 or higher.

---

## Equipment Used with the Analysis Probe

This section lists equipment used with the analysis probe. This information is organized under the following titles: equipment supplied, minimum equipment required, and additional equipment supported


---

### Equipment supplied

The equipment supplied with the analysis probe is shown in the illustration on the next page. It is listed below:

- The analysis probe, which includes the analysis probe circuit card and cables.
- Logic analyzer configuration files and inverse assembler software on a 3.5-inch disk.
- Logic analyzer configuration files and inverse assembler software on a CD ROM.
- Agilent Technologies 16505A prototype analyzer configuration files on a 3.5-inch disk.
- This User's Guide.





e2473e08

**Equipment Supplied with the Agilent Technologies E2473A**

**Minimum equipment required**

---

## Minimum equipment required

For state and timing analysis of an I960H-series target system, you need all of the following items.

- The Agilent Technologies E2473A analysis probe.
- One of the logic analyzers listed on page 1-4. The logic analyzer software version requirements are listed on page 1-5.

---

## Additional equipment supported

The Agilent Technologies E2473A does not support any additional equipment.

---

## Connecting and Configuring Your System

---


# Connecting and Configuring Your System

This chapter shows you how to connect the logic analyzer to the target system through the analysis probe.


If you are connecting to an Agilent Technologies 16600 or 16700 series logic analysis system, follow the instructions given on-screen in the Setup Assistant for connecting and configuring your system. Use this manual for additional information, if desired. Refer to chapter 1 for a description of Setup Assistant.

If you are not using the Setup Assistant, follow the instructions given in this chapter. This chapter is divided into the following sections; the order shown here is the recommended order for performing these tasks:

- Read the power on/power off sequence
- Connect the analysis probe to the target system
- Connect the analysis probe to the logic analyzer
- Configure the analysis probe
- Configure the logic analyzer
- Connect optional equipment



**Read the power on/power off sequence.**



e2480b09

**Connection Sequence**

---

# Power-on/Power-off Sequence

Listed below are the sequences for powering on and off a fully connected system. Simply stated, your target system is always the last to be powered on, and the first to be powered off.

---

## To power on 16600 and 16700 series logic analysis systems


Ensure the target system is powered off.

- 1 Turn on the logic analyzer. The Setup Assistant will guide you through the process of connecting and configuring the analysis probe.
  - 2 When the analysis probe is connected to the target system and logic analyzer, and everything is configured, turn on your target system.
- 

## To power on all other logic analyzers

With all components connected, power on your system in the following order:


- 1 Logic analysis system.
- 2 Your target system.



## To power off

Turn off power to your system in the following order:

- 1 Turn off your target system.
- 2 Turn off your logic analysis system.



---

# Connecting the Analysis Probe to the Target System

This section explains how to connect the Agilent Technologies E2473A analysis probe to the target system.

- Overview  
Chapter 1
- Connecting & Configuring Your System**  
Chapter 2
  - Connecting the Analysis Probe to the Target System
  - Connecting the Analysis Probe to the Logic Analyzer
  - Configuring
  - Connecting Optional Equipment
- Analyzing the Target System  
Chapter 3
- Reference  
Chapter 4
- If You Have a Problem  
Chapter 5

## Protect Your Equipment

The analysis probe socket assembly pins are covered for shipment with a conductive foam wafer or conductive plastic pin protector. This is done to protect the delicate gold-plated pins from damage due to impact. When you are not using the analysis probe, protect the socket assembly pins from damage by covering them with the pin protector.

---

## To connect to a PGA target system

The microprocessor connector on the analysis probe connects directly to a PGA socket on the target system. You can add plastic pin protector extender sockets for increased clearance (see illustration on next page).

---

### CAUTION

**Equipment Damage.** To prevent equipment damage, remove power from the target system and make sure no logic analyzer cables are connected to the analysis probe.

- 1 Turn off the target system and disconnect all logic analyzer cables from the analysis probe.
- 2 Remove the i960Hx microprocessor from its socket on the target system and store it in a protected environment.
- 3 Install the analysis probe into the microprocessor socket on the target system, ensuring that pin A1 is properly aligned.

If the analysis probe connector interferes with components of the target system or if a higher profile is required, additional plastic pin protector sockets can be added. Plastic pin protector sockets can be ordered from Agilent Technologies using the part number 1200-1512. However, any 168-pin PGA IC socket with an i960Hx footprint and gold-plated pins can be used.

---

### CAUTION


**Equipment Damage.** Serious damage to the target system or analysis probe can result from incorrect connection. Note the position of pin A1 on the analysis probe and target system socket prior to making any connection. Also, take care to align the analysis probe connector with the pins on the target system socket so that all pins are making contact.

- 4 Plug the i960Hx microprocessor into the socket on the analysis probe.

The socket is designed with low-insertion-force pins to allow easy installation and removal.



Connecting the Analysis Probe to the Target System  
To connect to a PGA target system




e2473e03

**Connecting the Agilent Technologies E2473A Analysis Probe to a Target System**

---

# Connecting the Analysis Probe to the Logic Analyzer



The following sections show the connections between the logic analyzer pod cables and the analysis probe cables. Use the appropriate section for your logic analyzer. The configuration file names for each logic analyzer are located at the bottom of the connection diagrams.

A minimum of six analysis probe pods are required for inverse assembly (P1, P2, P3, P4, P5, and P6). P7 contains additional status signals which may be useful for microprocessor analysis. The illustration on the following page shows the pod locations on the analysis probe.


This section shows connection diagrams for connecting the analysis probe to the Agilent Technologies logic analyzers listed below:

- 16600A logic analysis system
- 16601A logic analysis system
- 16602A logic analysis system
- 16550A logic analyzer (one or two cards)
- 16554/55/56 logic analyzers (two cards)
- 1660A/AS/C/CS/CP logic analyzers
- 1661A/AS/C/CS/CP logic analyzers
- 1670A/D logic analyzers
- 1671A/D logic analyzers

---

## Analysis probe pod locations


The illustration below shows the pod locations on the analysis probe.



**Agilent Technologies E2473A Analysis Probe Pod Locations**

## To connect to the 16600A logic analysis system

Use the figure and table below to connect the analysis probe to the Agilent Technologies 16600A logic analysis system.




<b>16600</b>	Pod 8	Pod 7	Pod 6	Pod 5	Pod 4	Pod 3	Pod 2	Pod 1
<b>E2473A Connector</b>	not used	P7 other	P6 STAT	P5 STAT	P4 DATA	P3 DATA	P2 ADDR	P1 ADDR clk ⚡

**Configuration File**  
 Use configuration file C960HX\_2 for the Agilent Technologies 16600 logic analyzer.

## To connect to the 16601A logic analysis system

Use the figure and table below to connect the analysis probe to the Agilent Technologies 16601A logic analysis system.




<b>A16601</b>	Pod 8	Pod 7	Pod 6	Pod 5	Pod 4	Pod 3	Pod 2	Pod 1
<b>E2473A Connector</b>	not used	P7 other	P6 STAT	P5 STAT	P4 DATA	P3 DATA	P2 ADDR	P1 ADDR clk ⬆

### Configuration File

Use configuration file C960HX\_2 for the Agilent Technologies 16601 logic analyzer.

## To connect to the 16602A logic analysis system

Use the figure and table below to connect the analysis probe to the Agilent Technologies 16602A logic analysis system.




<b>16602</b>	Pod 6	Pod 5	Pod 4	Pod 3	Pod 2	Pod 1
<b>E2473A Connector</b>	P6 STAT	P5 STAT	P4 DATA	P3 DATA	P2 ADDR	P1 ADDR clk ⬆

**Configuration File**  
 Use configuration file C960HX\_1 for the Agilent Technologies 16602 logic analyzer.

## To connect to the 16550A logic analyzer

Use the figure and table below to connect the analysis probe to the Agilent Technologies 16550A logic analyzer.




The E2473A does not require the 16550A Expansion Card. If you are using a one-card 16550A, use the 16550A Master Card.

<b>16550A Expansion Card</b>	Expansion Card Pod 6	Expansion Card Pod 5	Expansion Card Pod 4	Expansion Card Pod 3	Expansion Card Pod 2	Expansion Card Pod 1
<b>E2473A Connector</b>	not used	not used	not used	not used	not used	P7 other (not used for one-card 16550A)
<b>16550A Master Card</b>	Master Card Pod 6	Master Card Pod 5	Master Card Pod 4	Master Card Pod 3	Master Card Pod 2	Master Card Pod 1
<b>E2473A Connector</b>	P6 STAT	P5 STAT	P4 DATA	P3 DATA	P2 ADDR	P1 ADDR clk ↕

**Configuration File**  
 Use configuration file C960HX\_1 for the one-card 16550A logic analyzer.  
 Use configuration file C960HX\_2 for the two-card 16550A logic analyzer.

## To connect to the 16554/55/56 logic analyzers

Use the figure and table below to connect the analysis probe to the Agilent Technologies 16554A/55A/56A and 16555D/56D logic analyzers.



<b>16554/55/56 Exp. Card 1</b>	Expansion Card 1 Pod 4	Expansion Card 1 Pod 3	Expansion Card 1 Pod 2	Expansion Card 1 Pod 1
<b>E2473A Connector</b>	not used	P7 other	P6 STAT	P5 STAT
<b>16554/55/56 Master Card</b>	Master Card Pod 4	Master Card Pod 3	Master Card Pod 2	Master Card Pod 1
<b>E2473A Connector</b>	P4 DATA	P3 DATA	P2 ADDR	P1 ADDR clk ⬆


### Configuration File

Use configuration file C960HX\_3 for the 16554/55/56 logic analyzers.



## To connect to the 1660A/AS/C/CS/CP logic analyzers

Use the figure and table below to connect the analysis probe to the Agilent Technologies 1660A/C logic analyzers.




1660A/C	Pod 1	Pod 2	Pod 3	Pod 4	Pod 5	Pod 6	Pod 7	Pod 8
<b>E2473A Connector</b>	P1 ADDR clk ↕	P2 ADDR	P3 DATA	P4 DATA	P5 STAT	P6 STAT	P7 other	not used

### Configuration File

Use configuration file C960HX\_2 for the Agilent Technologies 1660A/AS/C/CS/CP logic analyzers.

## To connect to the 1661A/AS/C/CS/CP logic analyzers

Use the figure and table below to connect the analysis probe to the Agilent Technologies 1661A/C logic analyzers.




1661A/C	Pod 1	Pod 2	Pod 3	Pod 4	Pod 5	Pod 6
<b>E2473A Connector</b>	P1 ADDR clk ↕	P2 ADDR	P3 DATA	P4 DATA	P5 STAT	P6 STAT

**Configuration File**  
 Use configuration file C960HX\_1 for the Agilent Technologies 1661A/AS/C/CS/CP logic analyzers.

## To connect to the 1670A/D logic analyzer

Use the figure and table below to connect the analysis probe to the Agilent Technologies 1670A/D logic analyzers.




<b>1670A/D</b>	Pod 8	Pod 7	Pod 6	Pod 5	Pod 4	Pod 3	Pod 2	Pod 1
<b>E2473A Connector</b>	not used	P7 other	P6 STAT	P5 STAT	P4 DATA	P3 DATA	P2 ADDR	P1 ADDR clk ⚡

**Configuration File**  
 Use configuration file C960HX\_2 for the Agilent Technologies 1670A/D logic analyzer.

## To connect to the 1671A/D logic analyzer

Use the figure and table below to connect the analysis probe to the Agilent Technologies 1671A/D logic analyzer.



1671A/D	Pod 6	Pod 5	Pod 4	Pod 3	Pod 2	Pod 1
<b>E2473A Connector</b>	P6 STAT	P5 STAT	P4 DATA	P3 DATA	P2 ADDR	P1 ADDR clk ↕


**Configuration File**  
 Use configuration file C960HX\_1 for the Agilent Technologies 1671A/D logic analyzer.

---

# Configuring

This section shows you how to configure the Agilent Technologies E2473A Analysis Probe and the logic analyzer. It consists of the following tasks:

- Configuring the analysis probe
- Configuring the logic analyzer




---

# Configuring the Analysis Probe

Configuring the analysis probe consists of the following:

- Setting the State/Timing switch
- Setting the Frequency Range switch
- Configuring the memory region READY enable switches

The switches are shown in the illustration below.



e2473e02

## Configuration Switches

## To set the State/Timing switch

The analysis probe can operate in three modes: State-per-transfer, State-per-clock, or Timing. The State/Timing switch selects the mode.

**1 For State-per-transfer analysis, set the State/Timing switch to State.**

In State mode, the active devices on the analysis probe latch and align the Address, Data, and Status bus. See Chapter 3, "Modes of Operation" for additional information.

**2 For State-per-clock or Timing analysis, set the State/Timing switch to Timing.**

When the State/Timing switch is set to Timing, the active devices act as flow-through buffers for pods 3 and 4 (data) and pods 6 and 7 (status). Pods 1 and 2 (address) and pod 5 (status) are still latched by the rising edge of the CPU clock and appear synchronous in timing mode. Inverse assembly is not available in State-per-clock or Timing modes. Note that you must also go to the Format menu and change the clocking to change from State-per-transfer to State-per-clock modes.

See Chapter 3, "Modes of Operation" for additional information on the operating modes.

---

## To set the Frequency Range switch

Switch 2 selects the frequency range. Set it to HIGH if the CPU ckin frequency is 10 MHz or higher and set it to LOW if the frequency is below 10 MHz.

---

## To configure memory region READY enable switches

The microprocessor's 32-bit addressable memory region is divided into 16 regions. Each memory region can be internally programmed to have READY enabled or disabled.

There are 16 switches on the analysis probe which correspond to these 16 memory regions (see illustration on page 2-20). For the memory regions which have READY enabled, set the corresponding switch to the "ON" position. For the memory regions which have READY disabled, set the corresponding switch to the "OFF" position. The default position is all switches "ON," indicating READY is enabled for all regions.

Wrong setting of the switches will cause data to be captured incorrectly. The table below shows the memory regions and the address ranges for those regions.

<b>Region/Switch</b>	<b>Address Range</b>	<b>Region/Switch</b>	<b>Address Range</b>
0/1	0000 0000H - 0FFF FFFFH	8/9	8000 0000H - 8FFF FFFFH
1/2	1000 0000H - 1FFF FFFFH	9/10	9000 0000H - 9FFF FFFFH
2/3	2000 0000H - 2FFF FFFFH	10/11	A000 0000H - AFFF FFFFH
3/4	3000 0000H - 3FFF FFFFH	11/12	B000 0000H - BFFF FFFFH
4/5	4000 0000H - 4FFF FFFFH	12/13	C000 0000H - CFFF FFFFH
5/6	5000 0000H - 5FFF FFFFH	13/14	D000 0000H - DFFF FFFFH
6/7	6000 0000H - 6FFF FFFFH	14/15	E000 0000H - EFFF FFFFH
7/8	7000 0000H - 7FFF FFFFH	15/16	F000 0000H - FFFF FFFFH



---

## Configuring the Logic Analysis System

You configure the logic analyzer by loading a configuration file. The information in the configuration file includes:

- Label names and channel assignments for the logic analyzer
- Inverse assembler file name

The configuration file you use is determined by the logic analyzer you are using. The configuration file names are listed with the logic analyzer connection tables, and in a table at the end of this section.

The procedures for loading a configuration file depend on the type of logic analyzer you are using. There is one procedure for the Agilent Technologies 16600/700 series logic analysis systems, and another procedure for the Agilent Technologies 1660-series, 1670-series, and logic analyzer modules in an Agilent Technologies 16500B/C mainframe. Use the appropriate procedures for your analyzer.

---

## To load configuration and inverse assembler files — 16600/700 logic analysis systems

If you did not use Setup Assistant, you can load the configuration and inverse assembler files from the logic analysis system hard disk.

- 1** Click on the File Manager icon. Use File Manager to ensure that the subdirectory `/logic/configs/hp/i80960hx/` exists.

If the above directory does not exist, you need to install the i960Hx Processor Support Package. Close File Manager, then use the procedure on the CD-ROM jacket to install the i960Hx Processor Support Package before you continue.

- 2** Using File Manager, select the configuration file you want to load in the `/logic/configs/hp/i80960hx/` directory, then click Load. If you have more than one logic analyzer installed in your logic analysis system, use the Target field to select the machine you want to load.

The logic analyzer is configured for i960 analysis by loading the appropriate configuration file. Loading this file also automatically loads the enhanced inverse assembler.

- 3** Close File Manager.

## To load configuration and inverse assembler files — other logic analyzers

If you have an Agilent Technologies 1660-series, 1670-series, or logic analyzer modules in an Agilent Technologies 16500B/C mainframe use these procedures to load the configuration file and inverse assembler.

The first time you set up the analysis probe, make a duplicate copy of the master disk. For information on duplicating disks, refer to the reference manual for your logic analyzer.

For logic analyzers that have a hard disk, you might want to create a directory such as i960H on the hard drive and copy the contents of the floppy onto the hard drive. You can then use the hard drive for loading files.

- 1** Insert the floppy disk in the front disk drive of the logic analyzer.
- 2** Go to the Flexible Disk menu.
- 3** Configure the menu to load.
- 4** Use the knob to select the appropriate configuration file.

Choosing the correct configuration file depends on which analyzer you are using. The configuration files are shown with the logic analyzer connection tables, and are also in the table on the next page.

- 5** Select the appropriate analyzer on the menu. The Agilent Technologies 16500 logic analyzer modules are shown in the Logic Analyzer Configuration Files table.
- 6** Execute the load operation on the menu to load the file into the logic analyzer.

The logic analyzer is configured for i960Hx analysis by loading the appropriate configuration file. Loading this file also automatically loads the enhanced inverse assembler if the logic analyzer has the appropriate software version.

---

**Logic Analyzer Configuration Files**



---

<b>Analyzer Model</b>	<b>Analyzer Description (modules only)</b>	<b>Configuration File</b>
16600A	--	C960HX_2
16601A	--	C960HX_2
16602A	--	C960HX_1
16550A (one card)	100 MHz STATE 500 MHz TIMING	C960HX_1
16550A (two cards)	100 MHz STATE 500 MHz TIMING	C960HX_2
16554A (two card)	0.5M SAMPLE 70/125 MHz LA	C960HX_3
16555A (two card)	1.0M SAMPLE 110/250 MHz LA	C960HX_3
16555D (two card)	2.0M SAMPLE 110/250 MHz LA	C960HX_3
16556A (two card)	1.0M SAMPLE 100/200 MHz LA	C960HX_3
16556D (two card)	2.0M SAMPLE 100/200 MHz LA	C960HX_3
1660A/AS/C/CS	--	C960HX_2
1661A/AS/C/CS	--	C960HX_1
1670A/D	--	C960HX_2
1671A/D	--	C960HX_1

---

# Connecting Optional Equipment

The Agilent Technologies E2473A does not support any additional equipment.





---

## Analyzing the Target System


---

# Analyzing the Target System

This chapter describes modes of operation for the Agilent Technologies E2473A Analysis Probe. It also describes analysis probe data, symbol encodings, and information about the inverse assemblers.

The information in this chapter is presented in the following sections:

- Modes of operation
- Logic analyzer configuration
- Using the inverse assemblers





---

# Modes of Operation

The Agilent Technologies E2473A analysis probe can be used in three different analysis modes: State-per-transfer, State-per-clock, and Timing. The following sections describe these modes and how to configure the logic analyzer for each mode.

---

## State-per-transfer mode

In State-per-transfer mode, the address bus is latched and held in the analysis probe buffer until data is valid. When data becomes valid it is also latched, a clock is generated to the logic analyzer, and the synchronized address and data are captured by the logic analyzer at the same time.

Certain status signals such as W/R#, D/C#, and BE[3:0] which are valid at the same time as the address bus are latched at the same time as the address. Additional status signals that are latched when address is valid are SUP#, ADS#, LOCK#, and CT[3:0].

During the pipeline mode, where the next address can appear before the previous data is presented on the bus, the new address is saved in a FIFO register on the analysis probe. The address saved in the FIFO is paired with the correct data as it appears on the bus.

Inverse assembly is available in State-per-transfer mode. State-per-transfer is the default mode set up by the configuration files.

---

## State-per-clock mode

The Agilent Technologies E2473A analysis probe normally clocks the logic analyzer on every rising edge of the microprocessor clock, but only during valid data transfers. State-per-clock mode clocks the logic analyzer on every microprocessor rising clock edge regardless of whether or not a valid data transfer occurs; therefore, every state that crosses the target system microprocessor's bus is captured. This allows the logic analyzer to capture address states, wait states, idle states, and recovery states, in addition to valid data states. Inverse assembly is not supported in state-per-clock mode.

In State-per-clock mode Kclk is used instead of Jclk, and it is set to capture only on the rising edge of the clock. Kclk is a no-delay duplicate clock of the

## Modes of Operation

### State-per-clock mode

CPU clkIn. To select the state-per-clock mode, set the State/Timing switch to TIMING and change the Clock Description in the Format menu from "J clock rising and falling" to "K clock rising." The default mode (clocking only for valid data transfers) uses the J clock rising and falling.

The figure below shows a typical State-per-clock listing. In this example there is one wait state between ADS and READY.

State Number	ADDR	DATA	ADS#	READY#	BLAST#	CYCTYP
Decimal	Hex	Hex	Symbols	Symbols	Symbols	Symbols
20	A0001C70	0D0D0D0D	ADS		BLAST	PROG-INIT
21	A0001C70	0D0D0D0D			BLAST	PROG-INIT
22	A0001C70	0D0D0D0D		READY	BLAST	PROG-INIT
23	A0001C70	0D0D0D0D				PROG-INIT
24	A0001C70	0D0D0D0D				PROG-INIT
25	A000057C	00000000	ADS		BLAST	PROG-INIT
26	A000057C	00000000			BLAST	PROG-INIT
27	A000057E	00000000		READY	BLAST	PROG-INIT
28	A000057E	00000000				PROG-INIT
29	B0040000	00000000	ADS		BLAST	PROG-INIT
30	B0040000	00000000			BLAST	PROG-INIT
31	B0040000	00000000			BLAST	PROG-INIT
32	B0040000	00000000			BLAST	PROG-INIT
33	B0040000	00000000			BLAST	PROG-INIT
34	B0040000	00000000			BLAST	PROG-INIT
35	B0040000	00000000			BLAST	PROG-INIT

State-per-clock Listing


## Timing mode

In timing mode, you can examine the signals at a higher resolution than either of the state modes described above. The logic analyzer samples all signals every 4 ns (2 ns in half-channel mode). In this mode all data signals and most of the status signals are driven and not latched by the analysis probe. The address signals and the status signals W/R#, D/C#, BE[3:0], SUP#, ADS#, LOCK#, and CT[3:0] will change only at the rising edge of the CPU clock.

The same format specification loaded for state analysis is also used for timing analysis. To configure the logic analyzer for timing analysis:

- 1 Set the analysis probe State/Timing switch to TIMING.
- 2 Select the Configuration menu of the logic analyzer.
- 3 Select the Type field for the analyzer and select Timing.

To display captured timing data, select the Waveform menu for your logic analyzer. The following figure shows the Waveform menu display:



Waveform Menu for Displaying Timing Data

---

# Logic Analyzer Configuration

The following sections describe the logic analyzer configuration as set up by the configuration files.

---

## Trigger specification

The trigger specification is set up by the software to store all states. If you modify the trigger specification to store only selected bus cycles, prefetch markings may be incorrect.

---

## Unwanted triggers

The logic analyzer captures prefetches, even if they are not executed. Care must be taken when you are specifying a trigger condition or a storage qualification that follows an instruction that may cause branching. An unused prefetch may generate an unwanted trigger.

Since the microprocessor only prefetches at most four words, one technique to avoid unwanted triggering from unused prefetches is to add "10 hex" to the trigger address. This trigger condition will only be satisfied if the branch is not taken.

---


## Format specification

The configuration files contain predefined format specifications. These format specifications include all labels for monitoring the microprocessor and any coprocessors connected directly to the microprocessor. The tables on the following pages show the signals used in the STAT label and the predefined symbols set up by the configuration files.

Do not modify the ADDR, DATA, or STAT labels in the format specification if you want inverse assembly. Changes to these labels may cause incorrect or incomplete inverse assembly.

The following figure shows the Format specification display. There may be some differences in the display shown by your particular analyzer.

---



**Format Specification**

### Status Encoding

Each of the bits of the STAT label is described in the table below.

**i960Hx STAT Label Signal Description**

<b>Signal</b>	<b>I/O</b>	<b>Description</b>
A31:0	0	Address Bus. A0 and A1 are generated by the analysis probe.
D31:0	I/O	Data Bus.
DP3:0	I/O	Data Parity.
PCHK#	0	Parity Check.
BE3:0#	0	Byte Enables select the byte on the data bus that is valid.
W/R#	0	Write/Read specifies whether the operation is a write or read.
D/C#	0	Data/Code indicates that a bus access is a data access or an instruction access.
SUP#	0	Supervisor Access.
ADS#	0	Address Strobe.
READY#	I	READY.
BTERM#	I	Bus Terminate.
WAIT#	0	WAIT indicate the status of the internal wait-state generator.
BLAST#	0	Burst Last indicates the last transfer in a bus access. BLAST# is asserted in the last data transfer of burst and non-burst accesses.
DT/R#	0	Data Transmit/Receive indicates the direction of data transfer to and from the address/data bus.
DEN#	0	Data Enable indicates data transfer during a bus access.
LOCK#	0	Bus Lock indicates that an atomic read-modify-write operation is in progress.
HOLD	I	HOLD is a request from an external bus master to acquire the bus.
HOLDA	0	Hold Acknowledge indicates to an external bus master that the processor has relinquished control of the bus.
BOFF#	I	Bus Backoff forces the microprocessor to immediately relinquish control of the bus on the next cycle.
BREQ	0	Bus Request.
BSTALL	0	Bus Stall.
CT3:0	0	Cycle Type.
XINT7:0#	I	External Interrupt pins are used to request interrupt service.
NMI#	I	Non-Maskable Interrupt causes a non-maskable interrupt event to occur.

---

**i960Hx STAT Label Signal Description**

---

<b>Signal</b>	<b>I/O</b>	<b>Description</b>
CLKIN	I	Clock Input provides the processor's fundamental time base.
RESET#	I	Reset initializes the processor and clears its internal logic.
STEST	I	Self Test enables or disables the processor's internal self-test feature at initialization.
FAIL#	O	Fail indicates a failure of the processor's built-in self-test performed during initialization.
ONCE#	I	On-Circuit Emulation control. If this pin is low at the end of Reset, the microprocessor enters ONCE mode.
TCK	I	Test Clock is a CPU input which provides the clocking function for Boundary Scan Testing (JTAG).
TDI	I	Test Data Input is the serial input pin for JTAG.
TDO	O	Test Data Output is the serial output pin for JTAG.
TRST#	I	Test Reset asynchronously resets the Test Access Port controller function of Boundary Scan testing (JTAG).
TMS	I	Test Mode Select is sampled at the rising edge of TCK to select the operation of the test logic of Boundary Scan testing.

### Logic Analyzer Symbols

The Agilent Technologies E2473A configuration software sets up symbol tables on the logic analyzer. The tables contain alphanumeric symbols which identify data patterns or ranges. Labels have been defined in the format specification menu to make triggering on specific cycles easier. The label base in the symbols menu is set to hexadecimal to conserve space in the listing menu.

---

#### i960Hx Labels and Symbols

Label	Symbol	Status Encoding	Label	Symbol	Status Encoding
BSIZE	8-BIT	00	DEN#	DATA EN	0
	16-BIT	01		(blank)	1
	32-BIT	10	WAIT#	WAIT	0
	HALT	11		(blank)	1
CYCTYP	PROG-INIT 8-BIT	0000	NMI#	NMI	0
	PROG-INIT 16-BIT	0001		(blank)	1
	PROG-INIT 32-BIT	0010	ONCE#	ONCE	0
	EVENT-INIT 8-BIT	0100		(blank)	1
	EVENT-INIT 16-BIT	0101	HOLD	(blank)	0
	EVENT-INIT 32-BIT	0110		HOLD REQ	1
	RESERVED	XXXX			
W/R#	READ	0	HOLDA	(blank)	0
	WRITE	1		HOLD ACK	1
D/C#	CODE	0	BOFF#	BOFF	0
	DATA	1		(blank)	1
SUP#	SUPERVISOR	0	BREQ	(blank)	0
	USER MODE	1		BUS REQ	1
ADS#	ADS	0	BSTALL	(blank)	0
	(blank)	1		BUS STALL	1
LOCK#	LOCK	0	FAIL#	FAIL	0
	(blank)	1		(blank)	1
BTERM#	TERMINATE	0	READY#	READY	0
	(blank)	1		(blank)	1
BLAST#	BLAST	0	STEST	(blank)	0
	(blank)	1		SELF TEST	1
RESET#	RESET	0	PCHK#	PARITY ERR	0
	(blank)	1		(blank)	1
			DT/R#	RECEIVE	0
				TRANSMIT	1




## Timing format specification

The I960H-series configuration files contain predefined format specifications. The same format specifications are used for state and timing.

Chapter 4 of this guide contains a table that lists the signals for the Agilent Technologies E2473A analysis probe and on which analysis probe pod and probe line the signal comes to the logic analyzer. Refer to this table and to the logic analyzer connection information for your analyzer in chapter 2 to determine where the processor signals should be on the timing format specification screen.

## To display captured timing data

Timing data is displayed in the Waveform menu of the logic analyzer.



### Waveform Menu

---

## Using the Inverse Assemblers

The Agilent Technologies E2473A analysis probe contains four inverse assemblers: I960H1, I960H2, I960H1E, and I960H2E. The H1 suffix is for little endian systems, while the H2 suffix is for big endian systems. The default is to load a little endian inverse assembler.

The E suffix indicates an enhanced version of the inverse assembler. The enhanced inverse assemblers contain all the functions of the other inverse assemblers, plus additional features. For information on the enhanced inverse assembler features, see "The enhanced inverse assemblers" on page 3-17.


The configuration software checks the logic analyzer during the load process. If the logic analyzer has the appropriate software version, the configuration file loads the enhanced inverse assembler. For information on the logic analyzer operating system version requirements, refer to "Logic analyzer software version requirements" on page 1-5.

The following sections describe the features common to all four inverse assemblers.

## To display captured state data

The logic analyzer displays captured data in the Listing menu. The inverse assembler disassembles the captured data in a format that closely resembles the assembly source code for your processor.


If your trace listing doesn't otherwise appear to be correct (capturing the same RAM address twice, for example), make sure the analysis probe hardware is configured for state analysis. The "Invasm" field will appear at the top of the Listing menu screen when the logic analyzer is configured for state analysis. See Chapter 2 to review the hardware configuration, correct it if needed, and then run the trace again.



**Listing Menu, No Suppression**

## Using the Inverse Assemblers To use the Invasm key

The following figure shows the Listing menu display using the enhanced inverse assembler configured to suppress unused prefetches:



State Listing with Unused Prefetches Suppressed

---

## To use the Invasm key

The disassembler may occasionally mispredict a conditional branch instruction as taken and incorrectly mark subsequent states as overfetch. The following steps may be taken to correct this:

- Roll the first incorrectly marked state to the top of the listing screen (line 9 in the example above).
- Select the Invasm key.

## Inverse assembler output format

The next few paragraphs describe the general output format of the inverse assembler.

### **Endian Mode**

The i960Hx normally operates in little endian mode. Some i960 code will switch the microprocessor to big endian mode, and the data captured by the logic analyzer will be in big endian mode. If you want to inverse assemble the big endian data, you must load the big endian inverse assembler (H2 suffix) and apply it to the big endian data.

### **Numeric Format**

Most of the numeric output from the inverse assembler is in hexadecimal format, and is preceded by 0x. Decimal values do not have a prefix.

### **Missing Opcodes**

Asterisks (\*) in the inverse assembler output indicate that a portion (or portions) of an instruction was not captured by the analyzer. Missing opcodes occur frequently and are primarily due to microprocessor prefetch activity. Storage qualification, or the use of storage windows, can also lead to such occurrences.

### **Don't Care Bytes**

The I960H-series microprocessor can perform byte, two-byte, and four-byte transfers between microprocessor registers and memory. Byte transfers can start in any byte on the 32-bit data bus. Two-byte transfers can start on any even-numbered byte (byte 0, 2, 4, . . . E) and four-byte transfers can start on every fourth byte (0, 4, 8, C). The bytes that are valid in a transfer are indicated by the microprocessor BE#s and CT3:0 lines. The inverse assembler displays "." for any bytes in a transfer that are ignored by the microprocessor.

### **Unexecuted Prefetched Instructions**

The analysis probe sends all of the bus transactions by the microprocessor to the logic analyzer. Prefetched instructions which are not executed by the microprocessor are also captured into the state listing. A dash "-" in front of an instruction indicates that it is a prefetch. A question mark "?" indicates that the opcode may or may not be decoded by the CPU.

---

## Inverse assembler error messages

Any of the following list of error messages may appear during analysis of your target software. Included with each message is a brief explanation.

<b>Illegal Task Request</b>	Displayed if the inverse assembler is used with an instrument other than the supported logic analyzers.
<b>Fatal Data Error</b>	Displayed if the trace memory could not be read properly on entry into the inverse assembler.
<b>Reserved</b>	Displayed if CT3:0 for the current state is reserved.
<b>.word...</b>	Displayed if the inverse assembler encounters an illegal instruction.
<b>****</b>	Displayed if the inverse assembler cannot find a complete operand field for an instruction. Prefetch activity or storage qualification is often the cause.

## The enhanced inverse assemblers

The enhanced inverse assemblers contain all the functions of the other inverse assemblers (see previous sections), plus additional features.

The configuration software checks the logic analyzer during the load process. If the logic analyzer has the appropriate software version, the configuration file loads the enhanced inverse assembler. For information on the logic analyzer operating system version requirements, refer to "Logic analyzer software version requirements" on page 1-5.

The Invasm menu contains four functions: Load (Agilent Technologies 16600/700 only), Filtering with Show/Suppress selections, Align, and Options. The following sections describe these functions.

### Load

The Load function lets you load a different inverse assembler and apply it to the data in the Listing menu. You can use Load to change from the big endian inverse assembler to the little endian inverse assembler. In some cases you may have acquired raw data, in which case the Load function lets you apply an inverse assembler to that data.

### Filter

The Filter function brings up a Show/Suppress menu. You can change the settings to specify whether the various microprocessor operations are shown or suppressed on the logic analyzer display. The following figure shows the microprocessor operations which have this option. The settings for the various operations do not affect the data which is stored by the logic analyzer, they only affect whether that data is displayed or not. The same data can be examined with different settings, for different analysis requirements.


This function allows faster analysis in two ways. First, unneeded information can be filtered out of the display. Suppressing unexecuted prefetches, for an example, will show only instructions that are executed by the i960H CPU.

Second, particular operations can be isolated by suppressing all other operations. For example, Calls and Returns can be shown, with all other operations suppressed, allowing quick analysis of Calls and Returns.

The following figure shows the Filter menu.

## Using the Inverse Assemblers

### The enhanced inverse assemblers



#### Filter Menu

If the X or O pattern markers are turned on, and the designated pattern is found in a state that has been Suppressed with display filtering, the following message will appear on the logic analyzer display: "X (or O) pattern found, but state is suppressed."

#### Align

Align enables the inverse assembler to re-align with the microprocessor code. In some cases the prefetch marking algorithm in the inverse assembler may lose synchronization, and unused prefetches or executed instructions may be incorrectly marked. If any of the Code Reads are suppressed, this could cause some executed instructions to be missing from the display.

To align the inverse assembler, roll the first incorrectly marked state to the top of the listing screen, then click Align.

#### Options

The Options menu lets you change the width of the display.



---

## Reference


---

# Reference

This chapter contains additional reference information including the signal mapping for the Agilent Technologies E2473A analysis probe.

The information in this chapter is presented in the following sections:

- Operating characteristics
- Theory of operation and clocking
- Signal-to-connector mapping
- Circuit board dimensions
- Replaceable parts



---

## Operating characteristics

The following operating characteristics are not specifications, but are typical operating characteristics for the analysis probe.

---

### Operating Characteristics

---

<b>Microprocessor Compatibility</b>	Intel 80960HA, 80960HD, and 80960HT microprocessors , and all microprocessors made by other manufacturers that comply with Intel i960Hx specifications. Both 5 V and 3.3 V signals are supported.
<b>Microprocessor Package</b>	168-pin PGA
<b>Microprocessor Clock Speed</b>	40 MHz with 1X core (40 MHz internal) 33 MHz with 2X core (66 MHz internal) 25 MHz with 3X core (75 MHz internal)
<b>Accessories Required</b>	None
<b>Power Requirements</b>	1.0 A at +5 Vdc maximum, supplied by the logic analyzer. CAT I, Pollution degree 2.
<b>Logic Analyzer Required</b>	Agilent Technologies 1660A/AS/C/CS/CP, 1661A/AS/C/CS/CP, 1670A/D, 1671A/D, 16550A (one or two cards), 16554A/55A/56A (two cards), 16555D/56D (two cards), 16600A, 16601A, 16602A
<b>Probes Required</b>	Six 16-channel pods are required for inverse assembly. A seventh pod contains additional signals you might want to monitor.
<b>Signal Line Loading</b>	Approximately 16 pF on RESET#, ADS#, BLAST#, A2, CT0, CT1, WAIT#, BE[2:0], READY#, and BTERM#. Approximately 8 pF on all other signals.
<b>Timing Analysis</b>	The following signals have 1 ns maximum channel-to-channel skew in timing analysis: DATA[31:0], BTERM#, BLAST#, RESET#, WAIT, NMI, ONCE#, HOLD, HOLDA, BOFF#, BREQ, BSTALL, FAIL#, READY#, STEST, PCHK#, DP[3:0], XINT[7:0], DT/R#, DEN#, VOIDDET, TRST#, TDI, TDO, TMS. In State and Timing mode, the following signals are sampled only once for each rising edge of the CPU clock: A[31:0], W/R#, D/C#, SUP#, ADS#, LOCK#, BE#[3:0], CT[3:0].

---

**Operating Characteristics**

---

<b>Environmental Temperature</b>	Operating	0 to 55 degrees C (+32 to +131 degrees F)
	Nonoperating	-40 to +75 degrees C (-40 to +167 degrees F)
<b>Altitude</b>	Operating	4,600 m (15,000 ft)
	Nonoperating	15,300 m (50,000 ft)
<b>Humidity</b>	Up to 90% noncondensing. Avoid sudden, extreme temperature changes which could cause condensation within the instrument.	

---

## Theory of operation and clocking

### Wait-state counter

The analysis probe has a counter that counts up to 15 wait states. The wait state counter starts counting when ADS# is asserted and continues until data is valid. After 15 wait states it resets to zero and starts counting up again. Since the counter includes the state when ADS# is asserted, a wait state of four means that between address strobe and data valid, there are three wait states. The standard configuration for a six-pod analyzer shows a 3-bit counter because the fourth bit is on the seventh pod. To get a full four-bit count, you need a seven-pod logic analyzer setup.

### Address Pipelining

During pipelining, addresses are stored on a FIFO on the analysis probe. As the data becomes valid and latched in by the analysis probe, the corresponding address is released from the FIFO and the address and data pair are sent to the logic analyzer.

### Signal Latching

The data bus is latched on every rising edge of the CPU clock in the state mode. In the timing mode, these same data signals are not latched but driven by the analysis probe with a 1 ns maximum channel-to-channel skew. Other status signals which behave this way are BTERM#, BLAST#, WAIT#, NMI#, ONCE#, HOLD, HOLDA, BOFF#, BREQ, BSTALL, FAIL#, READY#, STEST, PCHK#, DP[3:0], XINT#[7:0], DT/R#, RESET#, DEN#, VOLDET, TRST#, TDI, TDO, and TMS. Signals which are latched on every rising edge of the clock regardless of the state/timing switch setting are: A[31:0], W/R#, D/C#, SUP#, ADS#, LOCK#, BE#[3:0], and CT[3:0].

### Address 0 and 1


ADDR bits 0 and 1 are generated by the PAL on the analysis probe from BE0#, BE1#, BE2#, and CT1 (see equations below). The BE2:0 signals added to the second half of the equations compensate for the fact that the i960HD has a tendency to change the bus size one bus cycle too early when switching from an 8-bit bus to a 32-bit bus.

$$\text{ADDR0} = (!\text{CT1} \& \text{BE0})\#(\text{BE2} \& \text{BE1} \& \text{BE0})$$

$$\text{ADDR1} = (!\text{CT1} \& \text{BE1})\#(\text{BE2} \& \text{BE1} \& \text{BE0})$$

## Reference Theory of operation and clocking


The figure below shows a block diagram of the Agilent Technologies E2473A analysis probe.




Block Diagram

**Clocking**


The following figures show the logic analyzer clocking waveforms for BURST and PIPELINE microprocessor modes.



**Burst Mode**



**Burst Mode with READY Enabled**




**Pipeline Mode**

**Signal-to-connector mapping**

The figure on the following page shows the signals on the PGA socket of the analysis probe. The following table shows the signal-to-connector mapping. The signal list table column descriptions are as follows:

POD	The analysis probe pod the signal that carries the signal.
LA PROBE	The probe within the pod that carries the signal.
PIN NAME	The microprocessor pin name.
PGA PIN	The microprocessor pin number for the signal.
LABEL	The analyzer label assigned to the signal.
ALT LABEL	An additional label also assigned to the signal (if any).





Agilent Technologies E2473A PGA Signal Mapping

Reference  
Signal-to-connector mapping

---

**i960Hx Signal List**

---

<b>POD</b>	<b>LA PROBE</b>	<b>PIN NAME</b>	<b>PGA Pin</b>	<b>LABEL</b>	<b>ALT LABEL</b>
P1	0	A0	*	ADDR	
P1	1	A1	*	ADDR	
P1	2	A2	D16	ADDR	
P1	3	A3	D17	ADDR	
P1	4	A4	E16	ADDR	
P1	5	A5	E17	ADDR	
P1	6	A6	F17	ADDR	
P1	7	A7	G16	ADDR	
P1	8	A8	G17	ADDR	
P1	9	A9	H17	ADDR	
P1	10	A10	J17	ADDR	
P1	11	A11	K17	ADDR	
P1	12	A12	L17	ADDR	
P1	13	A13	L16	ADDR	
P1	14	A14	M17	ADDR	
P1	15	A15	N17	ADDR	
P1	CLK		*	JCLK	

\* These signals are generated by the analysis probe.

---

**i960Hx Signal List (continued)**

---

<b>POD</b>	<b>LA PROBE</b>	<b>PIN NAME</b>	<b>PGA PIN</b>	<b>LABEL</b>	<b>ALT LABEL</b>
P2	0	A16	N16	ADDR	
P2	1	A17	P17	ADDR	
P2	2	A18	Q17	ADDR	
P2	3	A19	P16	ADDR	
P2	4	A20	P15	ADDR	
P2	5	A21	Q16	ADDR	
P2	6	A22	R17	ADDR	
P2	7	A23	R16	ADDR	
P2	8	A24	Q15	ADDR	
P2	9	A25	S17	ADDR	
P2	10	A26	R15	ADDR	
P2	11	A27	S16	ADDR	
P2	12	A28	Q14	ADDR	
P2	13	A29	R14	ADDR	
P2	14	A30	Q13	ADDR	
P2	15	A31	S15	ADDR	
P2	CLK	CLKIN	C13	KCLK	

Reference  
Signal-to-connector mapping

---

**i960Hx Signal List (continued)**

---

<b>POD</b>	<b>LA PROBE</b>	<b>PIN NAME</b>	<b>PGA PIN</b>	<b>LABEL</b>	<b>ALT LABEL</b>
P3	0	D0	E3	DATA	
P3	1	D1	C2	DATA	
P3	2	D2	D2	DATA	
P3	3	D3	C1	DATA	
P3	4	D4	E2	DATA	
P3	5	D5	D1	DATA	
P3	6	D6	F2	DATA	
P3	7	D7	E1	DATA	
P3	8	D8	F1	DATA	
P3	9	D9	G1	DATA	
P3	10	D10	H2	DATA	
P3	11	D11	H1	DATA	
P3	12	D12	J1	DATA	
P3	13	D13	K1	DATA	
P3	14	D14	L2	DATA	
P3	15	D15	L1	DATA	
P3	CLK	TCK	B5	TCLK	

---

**i960Hx Signal List (continued)**

---

<b>POD</b>	<b>LA PROBE</b>	<b>PIN NAME</b>	<b>PGA PIN</b>	<b>LABEL</b>	<b>ALT LABEL</b>
P4	0	D16	M1	DATA	
P4	1	D17	N1	DATA	
P4	2	D18	N2	DATA	
P4	3	D19	P1	DATA	
P4	4	D20	P2	DATA	
P4	5	D21	Q1	DATA	
P4	6	D22	P3	DATA	
P4	7	D23	Q2	DATA	
P4	8	D24	R1	DATA	
P4	9	D25	S1	DATA	
P4	10	D26	Q3	DATA	
P4	11	D27	R2	DATA	
P4	12	D28	Q4	DATA	
P4	13	D29	S2	DATA	
P4	14	D30	Q5	DATA	
P4	15	D31	R3	DATA	
P4	CLK		*	CNT0	

\* This signal is generated by the analysis probe.

Reference  
**Signal-to-connector mapping**

---

**i960Hx Signal List (continued)**

---

<b>POD</b>	<b>LA PROBE</b>	<b>PIN NAME</b>	<b>PGA PIN</b>	<b>LABEL</b>	<b>ALT LABEL</b>
P5	0	W/R#	S10	STAT	W/R#
P5	1	D/C#	S13	STAT	D/C#
P5	2	SUP#	Q12	STAT	SUP#
P5	3	ADS#	R6	STAT	ADS#
P5	4	LOCK#	S14	STAT	LOCK#
P5	5	BTERM#	R4	STAT	BTERM#
P5	6	BLAST#	S8	STAT	BLAST#
P5	7	RESET#	A16	STAT	RESET#
P5	8	BE0	R9	STAT	BE
P5	9	BE1	S7	STAT	BE
P5	10	BE2	S6	STAT	BE
P5	11	BE3	S5	STAT	BE
P5	12	CT0	A11	STAT	CT
P5	13	CT1	A12	STAT	CT
P5	14	CT2	A13	STAT	CT
P5	15	CT3	A14	STAT	CT
P5	CLK		*	CNT1	

\* This signal is generated by the analysis probe.

---

**i960Hx Signal List (continued)**

---

<b>POD</b>	<b>LA PROBE</b>	<b>PIN NAME</b>	<b>PGA PIN</b>	<b>LABEL</b>	<b>ALT LABEL</b>
P6	0	WAIT#	S12	STAT	WAIT#
P6	1	NMI#	D15	STAT	NMI#
P6	2	ONCE#	C3	STAT	ONCE#
P6	3	HOLD	R5	STAT	HOLD
P6	4	HOLDA	S4	STAT	HOLDA
P6	5	BOFF#	B1	STAT	BOFF#
P6	6	BREQ	R13	STAT	BREQ
P6	7	BSTALL	R12	STAT	BSTALL
P6	8	FAIL#	A2	STAT	FAIL#
P6	9	READY#	S3	STAT	READY#
P6	10	STEST	B2	STAT	STEST
P6	11	PCHK#	B8	STAT	PCHK#
P6	12	DP0	A3	STAT	DP
P6	13	DP1	B3	STAT	DP
P6	14	DP2	A4	STAT	DP
P6	15	DP3	B4	STAT	DP
P6	CLK		*	CNT2	

\* This signal is generated by the analysis probe.

Reference  
**Signal-to-connector mapping**

---

**i960Hx Signal List (continued)**

---


<b>POD</b>	<b>LA PROBE</b>	<b>PIN NAME</b>	<b>PGA PIN</b>	<b>LABEL</b>	<b>ALT LABEL</b>
P7	0	XINT0#	B15	XINT	
P7	1	XINT1#	A15	XINT	
P7	2	XINT2#	A17	XINT	
P7	3	XINT3#	B16	XINT	
P7	4	XINT4#	C15	XINT	
P7	5	XINT5#	B17	XINT	
P7	6	XINT6#	C16	XINT	
P7	7	XINT7#	C17	XINT	
P7	8	DT/R#	S11	DT/R#	
P7	9	DEN#	S9	DEN#	
P7	10	VOLDET	A5	VOLDET	
P7	11	TRST#	A6	JTAG	TRST#
P7	12	TDI	A7	JTAG	TDI
P7	13	TDO	A8	JTAG	TDO
P7	14	TMS	B6	JTAG	TMS
P7	15	--	--		
P7	CLK		*	CNT3	

\* This signal is generated by the analysis probe.



## Circuit board dimensions

The following illustration gives the dimensions for the analysis probe assembly. The dimensions are listed in inches and millimeters.



e2473e04

### Dimensions

---

## Replaceable parts

The repair strategy for this analysis probe is board replacement. However, the following table lists some mechanical parts that may be replaced if they are damaged or lost. Contact your nearest Agilent Technologies Sales Office for further information on servicing the board.

Exchange assemblies are available when a repairable assembly is returned to Agilent Technologies. These assemblies have been set up on the "Exchange Assembly" program. This allows you to exchange a faulty assembly with one that has been repaired, calibrated, and performance verified by the factory. The cost is significantly less than that of a new assembly.

---

### Replaceable Parts

---


<b>Agilent Part Number</b>	<b>Description</b>
E2473-69501	Circuit board assembly
E2473-68700	Inverse assembler disk pouch
1200-1512	168-pin PGA pin protector socket

---

If You Have a Problem

---

# If You Have a Problem



Occasionally, a measurement may not give the expected results. If you encounter difficulties while making measurements, use this chapter to guide you through some possible solutions. Each heading lists a problem you may encounter, along with some possible solutions.

The information in this chapter is presented in the following sections:

- Logic analyzer problems
- Analysis probe problems
- Inverse assembler problems
- Intermodule measurement problems
- Messages
- Cleaning the instrument

If you still have difficulty after trying the suggestions in this chapter, contact your local Agilent Technologies Service Center.

---

## CAUTION

When you are working with the analyzer, be sure to power down both the analyzer and the target system before disconnecting or connecting cables, probes, and analysis probes. Otherwise, you may damage circuitry in the analyzer, analysis probe, or target system.

---

---

# Analyzer Problems

This section lists general problems that you might encounter while using the analyzer.

---

## Intermittent data errors

This problem is usually caused by poor connections, incorrect signal levels, or marginal timing.

- Remove and reseat all cables and probes, ensuring that there are no bent pins on the analysis probe or poor probe connections.
- Adjust the threshold level of the data pod to match the logic levels in the system under test.
- Use an oscilloscope to check the signal integrity of the data lines.

Clock signals for the state analyzer must meet particular pulse shape and timing requirements. Data inputs for the analyzer must meet pulse shape and setup and hold time requirements.

### See Also

See “Capacitive loading” in this chapter for information on other sources of intermittent data errors.

---

## Unwanted triggers

Unwanted triggers can be caused by instructions that were fetched but not executed.

- Add the prefetch queue or pipeline depth to the trigger address to avoid this problem.

The logic analyzer captures prefetches, even if they are not executed. When you are specifying a trigger condition or a storage qualification that follows an instruction that may cause branching, an unused prefetch may generate an unwanted trigger.

---

## No activity on activity indicators

- Check for loose cables, board connections, and analysis probe connections.
- Check for bent or damaged pins on the analysis probe.

---

## No trace list display

If there is no trace list display, it may be that your trigger specification is not correct for the data you want to capture, or that the trace memory is only partially filled.

- Check your trigger sequencer specification to ensure that it will capture the events of interest.
- Try stopping the analyzer; if the trace list is partially filled, this should display the contents of trace memory.

---

## Analyzer won't power up

If the logic analyzer power is powered down when it is connected to a powered-up target system, the logic analyzer may not be able to power up. Some logic analyzers are inhibited from powering up when they are connected to a target system that is already powered up.

- Disconnect all logic analyzer cabling from the analysis probe. This will allow the logic analyzer to power up. Reconnect logic analyzer cabling after power up.

---

# Analysis Probe Problems

This section lists problems that you might encounter when using an analysis probe. If the solutions suggested here do not correct the problem, you may have a damaged analysis probe. Contact your local Agilent Technologies Sales Office if you need further assistance.

---

## Target system will not boot up

If the target system will not boot up after connecting the analysis probe, the microprocessor (if socketed) or the analysis probe may not be installed properly, or they may not be making electrical contact.

- Ensure that you are following the correct power-on sequence for the analysis probe and target system.

**1** Power up the analyzer and analysis probe.

**2** Power up the target system.

If you power up the target system before you power up the analysis probe, interface circuitry in the analysis probe may latch up and prevent proper target system operation.

- Verify that the microprocessor and the analysis probe are properly rotated and aligned so that the index pin on the microprocessor (pin 1 or pin A1) matches the index pin on the analysis probe.
- Verify that the microprocessor and the analysis probe are securely inserted into their respective sockets.
- Verify that the logic analyzer cables are in the proper sockets of the analysis probe and are firmly inserted.

## Erratic trace measurements

There are several general problems that can cause erratic variations in trace lists and inverse assembly failures.

- Do a full reset of the target system before beginning the measurement.**

Some analysis probe designs require a full reset to ensure correct configuration.

- Ensure that your target system meets the timing requirements of the processor with the analysis probe installed.**

See “Capacitive Loading” in this chapter. While analysis probe loading is slight, pin protectors, extenders, and adapters may increase it to unacceptable levels. If the target system design has close timing margins, such loading may cause incorrect processor functioning and give erratic trace results.

- Ensure that you have sufficient cooling for the microprocessor.**

Some microprocessors generate substantial heat. This is exacerbated by the active circuitry on the analysis probe board. You should ensure that you have ambient temperature conditions and airflow that meet or exceed the requirements of the microprocessor manufacturer.

---

## Capacitive loading

Excessive capacitive loading can degrade signals, resulting in incorrect capture by the analysis probe, or system lockup in the microprocessor. All analysis probes add additional capacitive loading, as can custom probe fixtures you design for your application.

Careful layout of your target system can minimize loading problems and result in better margins for your design. This is especially important for systems that are running at frequencies greater than 50 MHz.

- Remove as many pin protectors, extenders, and adapters as possible.**
- If multiple analysis probe solutions are available, use one with lower capacitive loading.**



---

## Inverse Assembler Problems

This section lists problems that you might encounter while using the inverse assembler.

When you obtain incorrect inverse assembly results, it may be unclear whether the problem is in the analysis probe or in your target system. If you follow the suggestions in this section to ensure that you are using the analysis probe and inverse assembler correctly, you can proceed with confidence in debugging your target system.

---

### No inverse assembly or incorrect inverse assembly

This problem may be due to incorrect alignment, modified configuration files, incorrect connections, or a hardware problem in the target system. A locked status line can cause incorrect or incomplete inverse assembly.

- **Ensure that each logic analyzer pod is connected to the correct analysis probe connector.**

There is not always a one-to-one correspondence between analyzer pod numbers and analysis probe cable numbers. Microprocessor interfaces must supply address (ADDR), data (DATA), and status (STAT) information to the analyzer in a predefined order. The cable connections for each analysis probe are often altered to support that need. Thus, one analysis probe might require that you connect cable 2 to analyzer pod 2, while another will require you to connect cable 5 to analyzer pod 2. See Chapter 2 for connection information.

- **Check the activity indicators for status lines locked in a high or low state.**
- **Verify that the STAT, DATA, and ADDR format labels have not been modified from their default values.**

These labels must remain as they are configured by the configuration file. Do not change the names of these labels or the bit assignments within the labels. Some analysis probes also require other data labels. See Chapter 3 for more information.

- Verify that all microprocessor caches and memory managers have been disabled.

In most cases, if the microprocessor caches and memory managers remain enabled you should still get inverse assembly. It may be incorrect because a portion of the execution trace was not visible to the logic analyzer.

- Verify that storage qualification has not excluded storage of all the needed opcodes and operands.

---

## Inverse assembler will not load or run

You need to ensure that you have the correct system software loaded on your analyzer.

- For the Agilent Technologies 16600/700 logic analysis systems, the inverse assembler must be installed on the hard drive using the procedures listed on the jacket for the CD-ROM. Re-install the Processor Support Package for this product, then try loading the configuration file again.
- For other logic analyzers, ensure that the inverse assembler is on the same disk as the configuration files you are loading.

Configuration files for the state analyzer contain a pointer to the name of the corresponding inverse assembler. If you delete the inverse assembler, rename it, or use the File Manager Copy command to copy it to the Agilent Technologies 16600/700 logic analysis systems, the configuration process will fail to load the inverse assembler.

See Chapter 3 for details.

---

## Intermodule Measurement Problems

Some problems occur only when you are trying to make a measurement involving multiple modules.

---

### An event wasn't captured by one of the modules

If you are trying to capture an event that occurs very shortly after the event that arms one of the measurement modules, it may be missed due to internal analyzer delays. For example, suppose you set the oscilloscope to trigger upon receiving a trigger signal from the logic analyzer because you are trying to capture a pulse that occurs right after the analyzer's trigger state. If the pulse occurs too soon after the analyzer's trigger state, the oscilloscope will miss the pulse.

**Adjust the skew in the Intermodule menu.**

You may be able to specify a skew value that enables the event to be captured.

**Change the trigger specification for modules upstream of the one with the problem.**

If you are using a logic analyzer to trigger the scope, try specifying a trigger condition one state before the one you are using. This may be more difficult than working with the skew because the prior state may occur more often and may not always be related to the event you are trying to capture with the oscilloscope.

---

## Analyzer Messages

This section lists some of the messages that the analyzer displays when it encounters a problem.

---

### “. . . Enhanced Inverse Assembler Not Found”

This error only occurs on the Agilent Technologies 16600/700 logic analysis systems. This error occurs if you rename or delete the enhanced inverse assembler file that is attached to the configuration file, or if you do not properly install the inverse assembler file on the hard disk. Ensure that the inverse assembler file is not renamed or deleted. If you use the File Manager Copy command to copy an inverse assembler to the Agilent Technologies 16600/700 logic analysis systems, the enhanced inverse assembler will not load. Use the Install procedures listed on the jacket of the CD-ROM to install the files for this product.

---

### “. . . Inverse Assembler Not Found”

This error occurs if you rename or delete the inverse assembler file that is attached to the configuration file. Ensure that the inverse assembler file is not renamed or deleted.

For the Agilent Technologies 16600/700 logic analysis systems, the inverse assembler must be installed on the hard drive using the procedures listed on the jacket for the CD-ROM.

For other logic analyzers, if you have copied the files to the logic analyzer hard disk, ensure that the inverse assembler is located in the same directory as the configuration file.

---

### “. . . Does Not Appear to be an Inverse Assembler File”


This error occurs if the inverse assembler file requested by the configuration file is not a valid inverse assembler. Use the Install procedures listed on the jacket of the CD-ROM to re-install the files for this product.

---


---

## "Measurement Initialization Error"

This error occurs when you have installed the cables incorrectly on logic analysis cards. The following diagrams show the correct cable connections for one-card and two-card Agilent Technologies 16550A installations. Ensure that your cable connections match the silk screening on the card, and that they are fully seated in the connectors. Then, repeat the measurement.



**Cable Connections for One-Card Agilent Technologies 16550A Installations**




**Cable Connections for Two-Card Agilent Technologies 16550A Installations**

**See Also**


*The Agilent Technologies 16550A 100-MHz State/500-MHz Timing Logic Analyzer Service Guide.*

Analyzer Messages  
"Measurement Initialization Error"


The following diagrams show the correct cable connections for one-card, two-card, and three-card installations on Agilent Technologies 16554A, 16555A/D, and 16556A/D logic analysis cards. Ensure that your cable connections match the silk screening on the card, and that they are fully seated in the connectors. Then, repeat the measurement.



**Cable Connections for One-Card Agilent Technologies 16554/55/56 Installations**



**Cable Connections for Two-Card Agilent Technologies 16554/55/56 Installations**



**Cable Connections for Three-Card Agilent Technologies 16554/55/56 Installations**

**See Also**

*The Agilent Technologies 16554A 70-MHz State/250-MHz Timing Logic Analyzer Service Guide.*

*The Agilent Technologies 16555A 110-MHz State/250-MHz Timing Logic Analyzer Service Guide.*

*The Agilent Technologies 16556A 100-MHz State/400-MHz Timing Logic Analyzer Service Guide.*

## "No Configuration File Loaded"

This is usually caused by trying to load a configuration file for one type of module/system into a different type of module/system.

- Verify that the appropriate module has been selected from the Load {module} from File {filename} in the Agilent Technologies 16500A/B/C disk operation menu. Selecting Load {All} will cause incorrect operation when loading most analysis probe configuration files.

### See Also

Chapter 2 describes how to load configuration files.

---

## "Selected File is Incompatible"

This occurs when you try to load a configuration file for the wrong module. Ensure that you are loading the appropriate configuration file for your logic analyzer.

---

## "Slow or Missing Clock"

- This error message might occur if the logic analyzer cards are not firmly seated in the logic analysis system mainframe. Ensure that the cards are firmly seated.
- This error might occur if the target system is not running properly. Ensure that the target system is on and operating properly.
- If the error message persists, check that the logic analyzer pods are connected to the proper connectors on the analysis probe. See Chapter 2 to determine the proper connections.



---

## "Time from Arm Greater Than 41.93 ms"

The state/timing analyzers have a counter to keep track of the time from when an analyzer is armed to when it triggers. The width and clock rate of this counter allow it to count for up to 41.93 ms before it overflows. Once the counter has overflowed, the system does not have the data it needs to calculate the time between module triggers. The system must know this time to be able to display data from multiple modules on a single screen.

---

## "Waiting for Trigger"

If a trigger pattern is specified, this message indicates that the specified trigger pattern has not occurred. Verify that the triggering pattern is correctly set.

- When analyzing microprocessors that fetch only from word-aligned addresses, if the trigger condition is set to look for an opcode fetch at an address not corresponding to a word boundary, the trigger will never be found.

---

## Cleaning the Instrument

If this instrument requires cleaning, disconnect it from all power sources and clean it with a mild detergent and water. Make sure the instrument is completely dry before reconnecting it to a power source.

---

## Glossary

**Analysis Probe** A probe connected to the target microprocessor. It provides an interface between the signals of the target microprocessor and the inputs of the logic analyzer.

**Connector Board** A board whose only function is to provide connections from one location to another. One or more connector boards might be stacked to raise a probe above a target microprocessor to avoid mechanical contact with other components installed close to the target microprocessor.

**Elastomeric Probe Adapter** A connector that is fastened on top of a target microprocessor using a retainer and knurled nut. The conductive elastomer on the bottom of the probe adapter makes contact with pins of the target microprocessor and delivers their signals to connection points on top of the probe adapter.

**Emulation Module** An emulation module is installed within the mainframe of a logic analyzer. It provides run control within an emulation and analysis test setup. See Emulation Probe.

**Emulation Probe** An emulation probe is a stand-alone instrument connected to the mainframe of a logic analyzer. It provides run control within an emulation and analysis test setup. See Emulation Module.

**Flexible Adapter** Two connection devices coupled with a flexible cable. Used for connecting probing hardware on the target microprocessor to the analysis probe.

**General-purpose Flexible Adapter** A cable assembly that connects the signals from an elastomeric probe adapter to an analysis probe. Normally, a male-to-male header or transition board makes the connections from the general-purpose flexible adapter to the analysis probe.

**High-Density Adapter Cable** A cable assembly that delivers signals from an analysis probe hardware interface to the logic analyzer pod cables. A high-density adapter cable has a single Mictor connector that is installed into the analysis probe, and two cables that are connected to corresponding odd and even logic analyzer pod cables.

**High Density Termination Adapter Cable** Same as a High Density Adapter Cable, except it has a termination in the Mictor connector.

**Jumper** Moveable direct electrical connection between two points.

**Mainframe Logic Analyzer** A logic analyzer that resides on one or more board assemblies installed in an Agilent Technologies 16500B/C, 1660xA, or 16700A mainframe.

**Male-to-male Header** A board assembly that makes point-to-point connections between the female pins of a flexible adapter or transition board and the female pins of an analysis probe.

**Preprocessor Interface** See Analysis Probe.

**Preprocessor Probe** See Analysis Probe.

**Probe adapter** See Elastomeric Probe Adapter.

**Processor Probe** See Emulation Probe and Emulation Module.

**Prototype Analyzer** The Agilent Technologies 16505A prototype analyzer acts as an analysis and display processor for the Agilent Technologies 16500B/C logic analysis system. It provides a windowed interface and powerful analysis capabilities.

**Setup Assistant** A software program that guides you through the process of connecting and configuring an analysis probe and logic analyzer to make measurements on a specific microprocessor.

**Shunt Connector.** See Jumper.

**Stand-alone Logic Analyzer** A stand-alone logic analyzer has a predefined set of hardware components which provide a specific set of capabilities. It is designed to perform logic analysis. A stand-alone logic analyzer differs from a mainframe logic analyzer in that it does not offer card slots for installation of additional capabilities, and its specifications are not modified based upon selection from a set of optional hardware boards that might be installed within its frame.

**Transition Board** A board assembly that obtains signals connected to one side and re-arranges them in a different order for delivery at the other side of the board.

**1/4-Flexible Adapter** An adapter that obtains one-quarter of the signals from an elastomeric probe adapter (one side of a target microprocessor) and makes them available for probing.

---

# Index

---

- !**
  - \* (asterisks), 3-15
  - \*\*\*\* error message, 3-16
  - (dash) symbol, 3-15
  - .. output, 3-15
  - .word... error message, 3-16
  - ? (question mark) symbol, 3-15
  
  - A**
  - accessories required, 1-8, 4-3
  - ADDR
    - modifying, 3-6, 5-7
  - address
    - branches, 3-6
    - READY enable switches, 2-24
  - Align function, 3-18
  - analysis probe
    - accessories required, 1-8, 4-3
    - block diagram, 4-7
    - capacitive loading, 5-6
    - circuit board dimensions, 4-17
    - cleaning, 5-16
    - configuration, 2-21
    - connection illustration, 2-8
    - connection procedure, 2-6
    - equipment required, 1-8
    - equipment supplied, 1-6
    - equipment supplied illustration, 1-7
    - erratic trace measurements, 5-6
    - illustration, with logic analyzer, -iii
    - inverse assembly, 3-12
    - microprocessors supported, -ii, 4-3
    - modes of operation, 2-23, 3-3
    - operating characteristics, 4-3
    - overview, -ii
    - pinout illustration, 4-9
    - pod locations, 2-10
    - Pods required for inverse assembly, 2-9
    - power on/power off sequence, 2-4
    - replaceable parts, 4-18
    - signal-to-connector mapping, 4-8
    - target system will not boot up, 5-5
    - troubleshooting, 5-5
  - analyzer problems, 5-3
    - capacitive loading, 5-6
    - intermittent data errors, 5-3
    - unwanted triggers, 5-3
  
  - B**
  
  - block diagram, 4-7
  - branches
    - not taken, 3-6
  
  - C**
  - capacitive loading, 5-6
  - circuit board
    - dimensions, 4-17
    - part number, 4-18
  - clocking, 3-3
  - Code Synchronization menu, 3-18
  - configuration
    - analysis probe, 2-21
    - logic analyzers, 2-25, 3-6
    - overview, 2-20
  - configuration files
    - loading, 2-25
    - table, 2-28
  - connection
    - analysis probe to target system, 2-6
    - PGA target systems, 2-7
    - sequence, 2-3
  - connector mapping, 4-8 to 4-16
  
  - D**
  - DATA
    - display, 3-13
    - errors, 5-3
    - modifying, 3-6, 5-7
    - numeric format, 3-15
  - dimensions
    - circuit board, 4-17
  
  - E**
  - endian mode, 3-15
  - enhanced inverse assembler
    - features, 3-17 to 3-18
    - logic analyzer requirements, 1-5
  - Enhanced Inverse Assembler Not Found, 5-10
  - equipment
    - optional equipment supported, 2-29
    - required, 1-8
    - supplied, 1-6
    - supported, 1-8
  - error messages, 3-16, 5-10
  
  - F**
  - Fatal Data Error, 3-16
  - Filter menu, 3-17
  - floppy disks
    - duplicating, 2-27
  - Format menu, 3-6
  - Frequency Range switch, 2-23
  
  - I**
  - Illegal Opcode, 3-16
  - Illegal Task Request, 3-16
  - instructions
    - unexecuted prefetches, 3-15
  - Intermodule Measurement problems, 5-9
    - an event wasn't captured, 5-9
  - Invasm menu, 3-14
  - inverse assembler, 3-12 to 3-18
    - aligning, 3-14
    - enhanced version, 3-17
    - error messages, 3-16
    - invalid inverse assembler file, 5-10
    - loading files, 2-26 to 2-27
    - output format, 3-15
    - requirements for enhanced, 1-5
    - troubleshooting, 5-7
  - Inverse Assembler Not Found, 5-10
  - inverse assembler problems, 5-7
    - incorrect inverse assembly, 5-7
    - no inverse assembly, 5-7
    - will not load or run, 5-8
  - inverse assembly
    - logic analyzer pods required, 2-9
  
  - L**
  - Listing menu, 3-13
  - Load menu, 3-17
  - logic analyzer
    - clocking, 4-5
    - configuration overview, 3-6
    - Pods required, 4-3
  - logic analyzers
    - Agilent Technologies 16550 connections, 2-14
    - Agilent Technologies 16554/55/56 series connections, 2-15
    - Agilent Technologies 1660 series connection, 2-16
    - Agilent Technologies 16600 and 16700 series, 1-3
    - Agilent Technologies 16600 connections,
-

- 
- 2-11  
 Agilent Technologies 16601 connections, 2-11  
 2-12  
 Agilent Technologies 16602 connections, 2-12  
 2-13  
 Agilent Technologies 1661 series connections, 2-17  
 Agilent Technologies 1670 series connections, 2-18  
 Agilent Technologies 1671 series connections, 2-19, 2-21 to 2-22  
 configuring, 2-26 to 2-27  
 connection overview, 2-9  
 error messages, 5-10  
 loading configuration files, 2-25  
 software version requirements, 1-5  
 supported, 1-4  
 troubleshooting, 5-3
- M**  
 Measurement Initialization Error, 5-11  
 measurements  
   equipment required, 1-8  
 memory region READY enable switches, 2-24 to 2-25  
 microprocessor  
   pin mapping, 4-8  
 microprocessors supported, -ii, 4-3  
 modes of operation, 3-3  
   configuring, 2-23
- N**  
 No Configuration File Loaded, 5-14
- O**  
 online configuration help, 1-3  
 opcodes  
   missing opcodes, 3-15  
 operands  
   don't care bytes, 3-15  
 operating characteristics, 4-3  
 Options menu, 3-18
- P**  
 parts ordering, 4-18  
 PGA pinout, 4-9  
 PGA target systems, 2-7  
 pin A1 position, 2-7  
 pin mapping, 4-8  
 pin protector  
   description, 2-7  
   part number, 4-18  
 pinout for PGA signals, 4-9  
 pod locations, 2-10  
 power on/power off sequence, 2-4  
 power requirements, 4-3  
 power troubleshooting, 5-4  
 prefetches, 5-3  
   causing missing opcodes, 3-15  
   unexecuted, 3-6, 3-15
- R**  
 READY enable switches, 2-24 to 2-25  
 repair strategy, 4-18  
 replaceable parts, 4-18  
 Reserved error message, 3-16
- S**  
 Selected File is Incompatible, 5-14  
 Setup Assistant, 1-3  
 Show/Suppress menu, 3-17  
 signal line loading, 4-3  
 signal list, 4-8  
 Slow or Missing Clock, 5-14  
 software requirements, 1-5  
 specifications, 4-3  
 STAT  
   encoding, 3-8  
   label, 3-8  
   modifying, 3-6, 5-7  
 State-per-clock  
   configuration, 2-23, 3-3 to 3-4  
   mode of operation, 3-3 to 3-4  
 State-per-transfer  
   configuration, 2-23  
   mode of operation, 3-3 to 3-4  
 State/Timing switch configuration, 2-23  
 status bits, 3-8  
 status encoding, 3-8  
 storage qualification, 3-6  
 symbols table, 3-10
- T**  
 target system  
   PGA connections, 2-7  
   power sequence, 2-4  
   will not boot, 5-5  
 temperature range, 4-3  
 theory of operation, 4-5  
 Time from Arm Greater Than 41.93 ms, 5-15  
 Timing  
   configuration, 2-23, 3-5  
   displaying data, 3-5  
   displaying timing data, 3-11  
   format specification, 3-11  
   mode of operation, 3-5  
   skew, 4-3  
 Trace specification, 5-4, 5-6  
 transfers  
   size, 3-15  
 Trigger specification, 3-6  
 triggering, 5-3  
 triggers, 3-6  
 troubleshooting, 5-2
- U**  
 unexecuted prefetches, 3-15, 5-3  
 User's Guide overview, -iv
- W**  
 Waiting for Trigger, 5-15  
 Waveform menu, 3-5, 3-11
- X**  
 X (or O) pattern found..., 3-18
-

© Copyright Agilent Technologies 1996-2000  
All Rights Reserved.

Reproduction, adaptation, or translation without prior written permission is prohibited, except as allowed under the copyright laws.

#### **Restricted Rights Legend**

Use, duplication, or disclosure by the U.S. Government is subject to restrictions set forth in subparagraph (C) (1) (ii) of the Rights in Technical Data and Computer Software Clause in DFARS 252.227-7013. Agilent Technologies, 3000 Hanover Street, Palo Alto, CA 94304 U.S.A.  
Rights for non-DOD U.S. Government Departments and Agencies are set forth in FAR 52.227-19(c)(1,2).

#### **Document Warranty**

The information contained in this document is subject to change without notice.

**Agilent Technologies makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability or fitness for a particular purpose.**

Agilent Technologies shall not be liable for errors contained herein or for damages in connection with the furnishing, performance, or use of this material.

#### **Safety**

This apparatus has been designed and tested in accordance with International Safety Requirements. To ensure safe operation and to keep the product safe, the information, cautions, and warnings in this user's guide must be heeded. In addition, note the external markings on the product that are described under "Safety Symbols."

#### **Safety Symbols**



Instruction manual symbol: the product is marked with this symbol when it is necessary for you to refer to the instruction manual in order to protect against damage to the product.



Hazardous voltage symbol.



Earth terminal symbol: Used to indicate a circuit common connected to grounded chassis.

#### **WARNING**

The Warning sign denotes a hazard. It calls attention to a procedure, practice, or the like, which, if not correctly performed or adhered to, could result in personal injury. Do not proceed beyond a Warning sign until the indicated conditions are fully understood and met.

#### **CAUTION**

The Caution sign denotes a hazard. It calls attention to an operating procedure, practice, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product. Do not proceed beyond a Caution symbol until the indicated conditions are fully understood or met.

---

**Product Warranty**

This Agilent Technologies product has a warranty against defects in material and workmanship for a period of one year from date of shipment. During the warranty period, Agilent Technologies will, at its option, either repair or replace products that prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by Agilent Technologies.

For products returned to Agilent Technologies for warranty service, the Buyer shall prepay shipping charges to Agilent Technologies and Agilent Technologies shall pay shipping charges to return the product to the Buyer. However, the Buyer shall pay all shipping charges, duties, and taxes for products returned to Agilent Technologies from another country.

Agilent Technologies warrants that its software and firmware designated by Agilent Technologies for use with an instrument will execute its programming instructions when properly installed on that instrument. Agilent Technologies does not warrant that the operation of the instrument software, or firmware will be uninterrupted or error free.

**Limitation of Warranty**

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by the Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

**No other warranty is expressed or implied. Agilent Technologies specifically disclaims the implied warranties of merchantability or fitness for a particular purpose.**

**Exclusive Remedies**

The remedies provided herein are the buyer's sole and exclusive remedies. Agilent Technologies shall not be liable for any direct, indirect, special, incidental, or consequential damages, whether based on contract, tort, or any other legal theory.

**Assistance**

Product maintenance agreements and other customer assistance agreements are available for Agilent Technologies products.

For any assistance, contact your nearest Agilent Technologies Sales Office.

**Certification**

Agilent Technologies certifies that this product met its published specifications at the time of shipment from the factory. Agilent Technologies further certifies that its calibration measurements are traceable to the United States National Institute of Standards and Technology, to the extent allowed by the Institute's calibration facility, and to the calibration facilities of other International Standards Organization members.

**About this edition**

This is the *Agilent Technologies E2473A Analysis Probe for I960H-series User's Guide*.

Publication number  
E2473-97002, June 2000  
Printed in USA.

Print history is as follows:

E2473-97000, April 1996  
E2473-97001, March 1998

New editions are complete revisions of the manual. Many product updates do not require manual changes; and, conversely, manual corrections may be done without accompanying product changes. Therefore, do not expect a one-to-one correspondence between product updates and manual updates.